Knowledge Resource Center for Ecological Environment in Arid Area
| Total delay optimization for column reduction multipliers considering non-uniform arrival times to the final adder | |
| Waters;Ronald S. | |
| 出版年 | 2014 |
| 英文摘要 | Column Reduction Multiplier techniques provide the fastest multiplier designs and involve three steps. First, a partial product array of terms is formed by logically ANDing each bit of the multiplier with each bit of the multiplicand. Second, adders or counters are used to reduce the number of terms in each bit column to a final two. This activity is commonly described as column reduction and occurs in multiple stages. Finally, some form of carry propagate adder (CPA) is applied to the final two terms in order to sum them to produce the final product of the multiplication. Since forming the partial products, in the first step, is simply forming an array of the logical AND's of two bits, there is little opportunity for delay improvement for the first step. There has been much work done in optimizing the reduction stages for column multipliers in the second reduction step. All of the reduction approaches of the second step result in non-uniform arrival times to the input of the final carry propagate adder in the final step. The designs for carry propagate adders have been done assuming that the input bits all have the same arrival time. It is not evident that the non-uniform arrival times from the columns impacts the performance of the multiplier. A thorough analysis of the several column reduction methods and the impact of carry propagate adder designs, along with the column reduction design step, to provide the fastest possible final results, for an array of multiplier widths has not been undertaken. This dissertation investigates the design impact of three carry propagate adders, with different performance attributes, on the final delay results for four column reduction multipliers and suggests general ways to optimize the total delay for the multipliers. text |
| 英文关键词 | Computer arithmetic Multiplication Multipliers Wallace Dadda Reduced area Modified Wallace Logical effort |
| 语种 | 英语 |
| URL | http://hdl.handle.net/2152/24858 |
| 资源类型 | 学位论文 |
| 条目标识符 | http://119.78.100.177/qdio/handle/2XILL650/248242 |
| 推荐引用方式 GB/T 7714 | Waters;Ronald S.. Total delay optimization for column reduction multipliers considering non-uniform arrival times to the final adder[D],2014. |
| 条目包含的文件 | 条目无相关文件。 | |||||
| 个性服务 |
| 推荐该条目 |
| 保存到收藏夹 |
| 导出为Endnote文件 |
| 谷歌学术 |
| 谷歌学术中相似的文章 |
| [Waters;Ronald S.]的文章 |
| 百度学术 |
| 百度学术中相似的文章 |
| [Waters;Ronald S.]的文章 |
| 必应学术 |
| 必应学术中相似的文章 |
| [Waters;Ronald S.]的文章 |
| 相关权益政策 |
| 暂无数据 |
| 收藏/分享 |
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。
